Leave a comment

Elements of Low Power Verification Methodology

Some elements required by almost all designs are:

  • Use of voltage aware booleans for logic behavior
  • Use of voltage aware models for mixed signals components
  • Testing of reset and retention functions
  • Power aware assertions
  • Power management coverage
  • Random asynchronous stimulus generation to exercise the concurrent power management events
  • Adoption of firmware validation approach to exercise true in-system functionality of the device

– VMM LP

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

%d bloggers like this: